I think I have a clear understanding of when to use a signal (internal signal that is) but not so much for a variable. One problem I've been having a hard time understanding from the text is when to use a variable vs a signal.
I have been reading a text (Don't have it in front so can't give the title) about VHDL programming. The rules are a little more complex than this, but basically: you use.
